Abstract-In FinFETs, the back-gate of the transistor can be biased to control its V th , thereby reducing leakage power at the expense of performance. This paper proposes a novel multi V th dynamic logic design style (MITH-Dyn) which reduces the leakage power without degrading performance. MITH-Dyn has been tested on dynamic circuits of varying design complexity in both domino logic and np zipper logic. We report leakage savings of 90.83%, 89.14% and total power savings of 36.7%, 32.2% for domino circuits and np zipper circuits respectively. MITH-Dyn has also been extended to C 2 FinFET based latches and registers and also to NORA (No Race) FinFET based pipeline circuits. Total power savings of 27.98% and 36.16% was obtained for 2-stage and 4-stage NORA pipeline circuits respectively. We have used the 45nm FinFET model cards from PTM [1] for all the results reported in this paper.
INTRODUCTION
Over the last two decades, the use of integrated circuits in battery operated applications has increased rapidly. This calls for the need to operate the device at a lower power and also at the same time have high performance. To keep up with Moore's Law, transistor sizes has shrunk to the deep submicron level. This has resulted in the increase of leakage power contribution to the total power consumption.
Dynamic Circuits are used in high performance applications due to superior speed and reduced area when compared with static circuits [2] [3] [4] . They can be designed in domino or np zipper logic and can also be used in race free pipeline circuits [5] . Due to its superior speed, they can obtain timing goals which are not possible by static logic and hence used in high performance applications and critical paths of circuits. The increased performance is due to the reduced input capacitance which is attributed to the lower number of devices for each circuit [5] . The reduced implementation area of dynamic circuits is due to the fact that a circuit with a fan-in of N requires N+2 devices, when compared with 2N devices for static logic. Reference [6] shows that the area can be reduced by 35% if the ISCAS'85 benchmarks were implemented using dynamic logic instead of static logic.
The power consumption of dynamic logic is contributed by the dynamic power and leakage power [5, 6] . The dynamic power which is contributed by the clock power dominates, as the clock node has a guaranteed transition on every single clock cycle. In scaled technologies the V DD is reduced to less than 1V, and hence V th is also scaled down. The scaling of V th results in increased sub-threshold leakage current. In earlier days the contribution of leakage power in dynamic circuits were negligible, but recent works [7] [8] [9] shows that the component of leakage power in dynamic circuits cannot be neglected and they contribute to almost 40% in the total power consumption. The switching power of dynamic circuits can be reduced using techniques proposed in [3, 10] such as clock gating. The leakage power reduction techniques for dynamic circuits using dual V th transistors and sleep transistors has been proposed in [4, 7] . The dual V th technique proposed in [7] uses high-V th transistors on the non critical pre-charge paths. It is to be noted that all these proposed methods are for bulk-CMOS transistors and not for FinFET based circuit design. This paper is organized as follows. Section 2 discusses about FinFET based circuit design. Section 3 introduces the proposed MITH-Dyn dynamic logic design style and explains its implementation on domino and np zipper logic styles. Section 4 discusses on how to adapt MITH-Dyn to NORA pipeline circuits. Section 5 details on the experimental results conducted to prove the efficiency of MITH-Dyn. We conclude the paper in section 6.
II. FINFET BASED CIRCUIT DESIGN
FinFET devices are proposed to be an alternative for the bulk CMOS, as the technology scales to the sub-nm scale [12, 13] . It is proved that FinFET devices have better ON/OFF current ratio, better variation tolerance and enhanced energy efficiency. Figure 1 shows a double gate FinFET device, with the front and back gate separated [11] . Each fin is a parallel connection of the front gate controlled FET and the back gate controlled FET. Fig. 1 . FinFET device structure [11] 978-1-4799-3378-5/14/$31.00 ©2014 IEEE Three modes of FinFET operation [12] are generally used which are the Shorted Gate (SG) mode where the front and the back gate are tied together; Low Power (LP) mode where the back gate is negative or positive biased depending on NFET or PFET; and the Independent Gate (IG) mode where different signals are used to drive the front and the back gate. A mix of the SG and the LP modes can be used to develop mixed mode design style [14] . SG mode is used at critical path of the circuit as it has high ON current. In LP mode, the back gate is reverse biased and used in the non critical path of the circuit as it has lower ON current but it reduces the OFF current considerably. Hence LP mode FinFETs are generally used to reduce the leakage power of circuits. IG mode FinFETs are used in places to reduce the implementation area as lesser number of transistors are needed to implement functions using IG mode [12, 14] .
Dynamic circuits can be directly implemented using FinFETs if we replace all the CMOS transistors with SG mode FinFETs. SG mode FinFETs have higher leakage current compared to that of LP mode FinFETs. It is to be noted that for dynamic circuits the precharge phase is non critical and is generally referred to as the dead zone of the circuit. The logic of a dynamic gate is utilized only during the evaluation phase. Thus the critical path of a dynamic circuit is always the evaluation phase [4, 7] . MITH-Dyn has been proposed taking this fact into consideration.
III. MITH-DYN : MULTI V TH DYNAMIC LOGIC DESIGN STYLE
MITH-Dyn starts with the basic concept of dynamic circuits -precharge phase is non critical and power optimization needs to be done during precharge phase. The evaluation phase is timing critical and high performance needs to be delivered. To make sure we have power optimization without degrading performance, the precharge phase can use LP mode FinFETs with high V th to reduce the leakage power and the evaluation phase can use low V th FinFETs to improve the performance. For a N-type FET, the following relation exists between the change of threshold voltage on the front gate and the back gate bias voltage.
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where C oxb , C si and C oxf is the back gate capacitance, body capacitance, and front gate capacitance. Equation (1) shows that increasing the negative bias voltage on the back gate results in increase in V th of the front gate of the NFET. Figure 2 shows the impact of delay and leakage power with varying back gate bias voltages for a minimum sized inverter [12] . Reference [12] shows that the best known reverse bias voltages for NFET is -0.2V and for PFET is 1.2V for V DD =1V. These values are derived in [12] by taking an optimum granularity for degrading performance with increased leakage savings. Hence for MITH-Dyn throughout this paper, we use these reverse bias values for the NFET and PFET transistors.
Next, we show the implementation of MITH-Dyn on domino logic and np zipper logic styles. 
A. MITH-Dyn on Domino Logic
Dynamic logic consists of a pull-down-network (PDN) with a precharge and an evaluate transistor [5] . For domino logic, a PDN is followed by a static inverter and the output of the inverter can be connected to another domino gate in PDN logic and so on as shown in Figure 3 . Fig. 3 . Domino logic design style [9] When CLK=0, all the output nodes are precharged to V DD . During the precharge phase, the PDN does not function and the NFET transistors used to build the PDN leaks. Leakage power optimization needs to be done during the precharge phase. During evaluation, CLK=1 and the PDN evaluates based on the applied input combination. This evaluation phase is critical for the circuit functionality and high performance needs to be assured during evaluation. The working mechanism of MITH-Dyn on domino logic is as follows. When CLK=0, precharge takes place. As discussed earlier, the leakage reduction needs to done during the precharge phase. The control transistor S2 is switched ON, and V L is applied to the back gate of all the NFETs in PDN. This makes all the PDN transistors to be high Vth and leakage power is optimized. The back gate of the precharge transistor Mp is always connected to V L , as precharge phase is not critical for circuit functionality and is therefore always a high Vth PFET. When CLK=1, evaluation takes place and it is timing critical. At this time, control transistor S1 is switched ON and it makes all the NFETs in PDN to be of low V th . This makes sure that during evaluation, high performance is being delivered.
B. MITH-Dyn on NP-Zipper Logic
NP-Zipper logic consists of alternating PDN and PUN, where the PDN precharge and evaluate transistors are controlled by CLK signal and PUN precharge and evaluate transistors are controlled by CLKB signal. The implementation of np zipper logic style is shown in Figure 5 . [9] When CLK=0, all the output nodes driven by the PDN is precharged to VDD. At the same time, all the output nodes driven by the PUN is predischarged to V SS . Both the PDN and the PUN transistors leaks at this point of time. Hence MITHDyn needs to optimize the leakage power at this precharge/predischarge phase. Evaluation takes place simultaneously for both the PDN and PUN logic when CLK=1. Similar to the domino style, evaluation phase is timing critical and high performance needs to be delivered. The working mechanism of MITH-Dyn on np zipper logic is as follows. When CLK=0, precharge takes place for the PDN and predischarge takes place for the PUN. As explained earlier, both the PDN and PUN leaks and MITH-Dyn needs to reduce the leakage current. Control transistors S2 and S3 are turned ON and V L and V H is applied to the back gates of PDN and PUN respectively. This makes the all the PDN and PUN transistors to high V th . The back gate of the precharge transistor Mp is always connected to V L and that of the predischarge transistor Md is always connected to V H . This is because the precharge/predischarge phase is not critical for circuit functionality and therefore uses a high V th transistor. When CLK=1, evaluation takes place for both the PDN and PUN and it is timing critical. During evaluation, control transistors S1 and S4 are turned ON and makes the PDN and PUN transistors to be low V th . Similar to implementation of MITH-Dyn in domino logic, control transistors S1 and S4 makes sure that during evaluation high performance is being delivered. 
C. Advantages of MITH-Dyn
The following are the major advantages of MITH-Dyn:
• No additional circuitry is required for control signal generation. MITH-Dyn always uses the clock as the control signal and clock is a major component for any digital circuit. In leakage optimization techniques such as Reverse Body Bias (RBB) and Power Gating (PG), extra circuitry is required for sleep or enable control signal generation, which results in logic and area overhead [5] .
• MITH-Dyn can be easily adopted to any dynamic logic circuit design styles. We have adopted the MITH-Dyn to well known techniques such as domino, np zipper and NORA pipeline circuits.
• Power reduction is achieved in every clock cycle. As clock is used for control signal generation, power reduction is achieved either during the positive or negative phase of the clock.
IV. ADAPTING MITH-DYN TO NORA PIPELINE CIRCUITS
A. NORA CMOS Circuit Design NORA (No Race) CMOS as the name suggests has been proposed as a race-free dynamic CMOS technique for pipeline circuits [10] . NORA logic is constructed of cascaded PDN and PUN that end on C 2 MOS latches and it consists of alternating CLK and CLKB sections. For a CLK section, precharge takes place when CLK=0 and evaluation takes place when CLK=1. Figure 7 shows the implementation of CLK section. By interchanging the CLK and CLKB signals in Figure 7 , we get CLKB section.
According to NORA design, a circuit is constructed as a sequence of CLK and CLKB sections that are separated by C 2 MOS latches to form a pipeline structure. When the CLK sections are in precharge phase the CLKB sections are in evaluation phase using the input values stored in the previous C 2 MOS latch and vice-versa. This ensures the pipeline operation of the NORA logic. In this paper we explore the concepts of C 2 MOS and NORA CMOS for FinFET based circuits, and name the FinFET based designs as C 2 FinFET and NORA-FinFET respectively. Fig. 7 . NORA CMOS logic design [10] 
B. MITH-Dyn on NORA FinFET
As discussed earlier, NORA FinFET consists of alternating CLK and CLKB sections. CLK section is constructed similar to that of np zipper logic discussed in section 3. Hence the same mechanism for MITH Dyn on np zipper logic can be used in CLK sections. CLKB sections are constructed by interchanging the CLK and CLKB signals of CLK section. As MITH-Dyn control signals are generated by the clock signal, a new mechanism should be in place to apply MITH-Dyn on CLKB section. Figure 8 The working mechanism is as follows. When CLK=0, unlike the CLK section evaluation takes place. The control transistors S1 and S4 are switched ON and makes PDN and PUN to become low V th transistors and high performance is guaranteed. Precharge/predischarge phase takes place when CLK=1 and control transistors S2 and S3 are switched ON to make PDN and PUN to be of high V th transistors. By default, the transistors Mp and Md are in LP mode and the transistors Me1 and Me2 are in SG mode. A C 2 FinFET negative latch is placed at the end of CLKB section to ensure a pipelined circuit operation.
V. EXPERIMENTAL RESULTS
We conducted HSpice experiments to prove the effectiveness of MITH-Dyn using the PTM files [1] on 45nm FinFET. The experiments and results are detailed in this section. The circuit details and diagrams are omitted due to space limitation.
A. MITH-Dyn vs CMOS RBB
The best known method in CMOS similar to MITH-Dyn is Reverse Body Biasing (RBB). We generated the control signals for RBB using the clock signal, similar to our MITH-Dyn approach. This experiment was conducted to have a comparison of our proposed MITH-Dyn with the best known CMOS technique.
Three sample circuits were constructed in np zipper logic and the results of experiment is given in Table 1 . The circuits were constructed in both the above techniques to have the same performance. 
B. Experiments with Domino and NP Zipper Logic
We conducted Hspice simulations with MITH-Dyn on domino and np zipper logic styles with circuits of varying design complexity. The circuits were simulated using MITHDyn and their power values were compared with circuits simulated in normal SG mode FinFET, in which both the circuits in MITH-Dyn and SG mode had the same worst case delays. The same worst case delays were achieved by varying the transistor widths. Table 2 and Table 3 shows the percentage of variation in dynamic and leakage power values. For all the circuits that have more than 4 inputs, we generated 1000 random input vectors as typical inputs. V DD was chosen to be 1V and the clock speed was 1GHz.
MITH-Dyn gives excellent savings in leakage power in both domino and np zipper design styles when compared with SG mode FinFETs. As shown in Table 2 and Table 3 , we got an overall leakage savings of 90.83% and 89.14% for domino and np zipper designs respectively. The higher savings obtained in leakage power is due to the fact that MITH-Dyn reduces the leakage power of both PDN and PUN transistors when the precharge/predischarge phase takes place and the maximum amount of leakage for a dynamic circuit occur during this phase. The dynamic power is seen to have a minimal increase due to the application of MITH-Dyn. As we have already seen, MITH-Dyn control signals are from the clock and the addition of control circuitry increases the clock load. The total power savings due to MITH-Dyn is also promising. We have an overall power savings of 36.7% and 32.2% for domino and np zipper designs respectively. 
C. Comparison of MITH-Dyn on Domino and NP Zipper
In this experiment we compare the total power numbers obtained for each benchmark circuit by using SG mode np zipper, MITH-Dyn np zipper, SG mode domino and MITHDyn domino. The power values obtained are plotted in Figure  9 . Reference [9] also shows that np zipper design styles outperform domino logic when implemented using CNTFETs. In our experiments also np zipper design styles are seen to have lesser power than domino logic due to the following reasons:
• Only non inverting logic can be implemented using domino logic. This can cause circuit overhead to generate few functions and the circuit complexity increases.
• Static inverters are used to connect between stages for race free operation in a domino design style. This also adds up to the total power of the circuit.
• As static inverters are there on the critical path of the circuits, to compensate for the lost performance we increased the width of the domino logic circuits. This also adds up to the total power although MITH-Dyn technique is not affected by the transistor size increase. 
D. MITH-Dyn with Input Activity variation
The improvements on any leakage optimization technique is based on the input activity variation. To see how much efficient is MITH-Dyn to input activities, we conducted more experiments on 64 stage carry chain circuit by varying the input activity from 0.2 to 0.8. The results were compared with the SG mode power numbers. Figure 10 and Figure 11 shows the results of our experiment in np zipper and domino design styles respectively. As seen in Figure 10 and Figure 11 , the improvement due to MITH-Dyn is significant when the input activities are less. As the input activities are higher, the dynamic power dominates significantly in the total power consumption and hence the effect of MITH-Dyn is minimized. Clock gating technique [3] or charge recycling technique [10] can be integrated with MITH-Dyn to reduce the dynamic power at high input activities.
E. Experiments with NORA FinFET
To demonstrate the effect of MITH-Dyn on NORA FinFET, we designed a 64 stage Ripple Carry Chain and a 32 stage Carry Look Ahead Adder in both 2 stage and 4 stage NORA FinFET pipeline circuits using HSpice. A 2 stage NORA pipeline circuit consists of a CLK section followed by a CLKB section [9] . For a 4 stage pipeline circuit we have two alternating blocks of CLK and CLKB sections.
For all the circuits, we generated 1000 random input test patterns as typical inputs. V DD was set to 1V and the clock speed was 1 GHz. The circuits were simulated using MITHDyn and their values were compared with normal SG mode FinFET. The positive and negative C 2 FinFET latches were constructed using SG mode FinFET in both the designs. Table  4 and Table 5 shows the percentage of variation in dynamic and leakage power values for 2 stage pipeline and 4 stage pipeline circuits respectively, which has the same worst case delay. We get approximately 30% power savings by applying MITH-Dyn on NORA FinFET circuits. Table 4 and Table 5 proves that MITH-Dyn works well on 2 stage and 4 stage pipeline circuits. The application of MITHDyn on CLK and CLKB sections of NORA FinFET is as shown in Figure 6 and Figure 8 respectively. Similar to domino and np zipper design styles, we get a very high savings for leakage power and a small increase in the dynamic power. This is due to the fact that MITH-Dyn is aggressively applied on all the precharge/predischarge blocks in both CLK and CLKB sections of a NORA FinFET design. The marginal increase in the dynamic power is due to the increase in clock load because of the control circuitry.
VI. CONCLUSION
This paper presented a novel power optimization technique on dynamic logic called MITH-Dyn. It makes use of the mixed mode FinFET technique, which uses both the SG mode and the LP mode FinFETs. MITH-Dyn is developed based on the fact that precharge/predischarge phases of a dynamic logic is non critical for the circuit functionality and at this phase the entire design leaks. The evaluation phase is timing critical and high performance needs to be delivered. We also discussed about the implementation of MITH-Dyn on well known dynamic logic design styles such as domino logic and np zipper logic. MITH-Dyn has also been extended to dynamic pipeline circuits such as NORA FinFET. Experimental Results proved that using MITH-Dyn can have very high reduction in leakage power at the expense of a slight increase in the dynamic power. 
